



SLLS665-SEPTEMBER 2005

# 3.3V FULL-DUPLEX RS-485 DRIVERS AND RECEIVERS

### FEATURES

- 1/8 Unit-Load Option Available (Up to 256 Nodes on the Bus)
- Bus-Pin ESD Protection Exceeds 15 kV HBM
- Optional Driver Output Transition Times for Signaling Rates <sup>(1)</sup> of 1 Mbps, 5 Mbps and 25 Mbps
- Low-Current Standby Mode: < 1 μA
- Glitch-Free Power-Up and Power-Down Protection for Hot-Plugging Applications
- 5V Tolerant Inputs
- Bus Idle, Open, and Short Circuit Failsafe
- Meets or exceeds the requirements of ANSI TIA/EIA-485-A and RS-422 Compatible
- 5-V Devices available, SN65HVD50-59

### **APPLICATIONS**

- Utility Meters
- DTE/DCE Interfaces
- Industrial, Process, and Building Automation
- Point-of-Sale (POS) Terminals and Networks

### DESCRIPTION

The SN65HVD3X devices are 3-state differential line drivers and differential-input line receivers that operate with 3.3-V power supply.

 The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second). Each driver and receiver has separate input and output pins for full-duplex bus communication designs. They are designed for balanced transmission lines and interoperation with ANSI TIA/EIA-485A, TIA/EIA-422-B, ITU-T v.11 and ISO 8482:1993 standard-compliant devices.

The SN65HVD30, SN65HVD31, SN65HVD32, SN65HVD36 and SN65HVD37 are fully enabled with no external enabling pins. The SN65HVD36 and SN65HVD37 implement receiver equalization technology for improved performance in long distance applications.

The SN65HVD33, SN65HVD34, SN65HVD35, SN65HVD38, and SN65HVD39 have active-high driver enables and active-low receiver enables. A very low, less than 1  $\mu$ A, standby current can be achieved by disabling both the driver and receiver. The SN65HVD38 and SN65HVD39 implement receiver equalization technology for improved performance in long distance applications.

All devices are characterized for operation from -40°C to +85°C.

The SN65HVD36 and SN65HVD38 implement receiver equalization technology for improved jitter performance on differential bus applications with data rates up to 20 Mbps at cable lengths up to 160 meters.

The SN65HVD37 and SN65HVD39 implement receiver equalization technology for improved jitter performance on differential bus applications with data rates in the range of 1 to 5 Mbps at cable lengths up to 1000 meters.

Part Number	Replace with	
xxx3491	SN65HVD33:	Better ESD protection (15kV vs 2kV or not specified) Higher Signaling Rate (25Mbps vs 20Mbps) Fractional Unit Load (64 Nodes vs 32)
MAX3491E	SN65HVD33:	Higher Signaling Rate (25Mbps vs 12Mbps) Fractional Unit Load (64 Nodes vs 32)
MAX3076E	SN65HVD33:	Higher Signaling Rate (25Mbps vs 16Mbps) Lower Standby Current (1 $\mu A$ vs 10 $\mu A)$
MAX3073E	SN65HVD34:	Higher Signaling Rate (5Mbps vs 500kbps) Lower Standby Current (1 $\mu A$ vs 10 $\mu A)$
MAX3070E	SN65HVD35:	Higher Signaling Rate (1Mbps vs 250kbps) Lower Standby Current (1 $\mu A$ vs 10 $\mu A)$

### **IMPROVED REPLACEMENT FOR:**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### SN65HVD30, SN65HVD31, SN65HVD32, SN65HVD36, SN65HVD37


D PACKAGE (TOP VIEW)



#### SN65HVD33, SN65HVD34, SN65HVD35, SN65HVD38, SN65HVD39



NC - No internal connection



#### **AVAILABLE OPTIONS**

SIGNALING RATE	UNIT LOADS	RECEIVER EQUALIZATION	ENABLES	BASE PART NUMBER	SOIC MARKING
25 Mbps	1/2	No	No	SN65HVD30	PREVIEW
5 Mbps	1/8	No	No	SN65HVD31	PREVIEW
1 Mbps	1/8	No	No	SN65HVD32	PREVIEW
25 Mbps	1/2	No	Yes	SN65HVD33	65HVD33
5 Mbps	1/8	No	Yes	SN65HVD34	65HVD34
1 Mbps	1/8	No	Yes	SN65HVD35	65HVD35
25 Mbps	1/2	Yes	No	SN65HVD36	PREVIEW
5 Mbps	1/8	Yes	No	SN65HVD37	PREVIEW
25 Mbps	1/2	Yes	Yes	SN65HVD38	PREVIEW
5 Mbps	1/8	Yes	Yes	SN65HVD39	PREVIEW

### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted<sup>(1)(2)</sup>

		UNIT
V <sub>CC</sub>	Supply voltage range, V <sub>CC</sub>	–0.3 V to 6 V
	Voltage range at any bus terminal (A, B, Y, Z)	–9 V to 14 V
	Voltage input, transient pulse through 100 $\Omega$ . See Figure 12 (A, B, Y, Z) <sup>(3)</sup>	–50 to 50 V
VI	Input voltage range (D, DE, RE)	-0.5 V to 7 V
	Continuous total power dissipation	Internally limited
I <sub>O</sub>	Output current (receiver output only, R)	11 mA

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

(3) This tests survivability only and the output state of the receiver is not specified.

### **RECOMMENDED OPERATING CONDITIONS**

over operating free-air temperature range unless otherwise noted

PARA	METER			MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage			3.0		3.6	
V <sub>I</sub> or V <sub>IC</sub>	Voltage at any bus terminal (separately or common mode)			-7(1)		12	V
1/t <sub>UI</sub>	SN65HVD30, SN65HVD33, SN65HVD36, SN65HVD38		65HVD36, SN65HVD38			25	
	Signaling rate	SN65HVD31, SN65HVD34, SN6	65HVD37, SN65HVD39			5	Mbps
		SN65HVD32, SN65HVD35				1	
$R_L$	Differential load resista	resistance			60		Ω
VIH	High-level input voltage	)	D, DE, RE	2		$V_{CC}$	
VIL	Low-level input voltage		D, DE, RE	0		0.8	V
$V_{ID}$	Differential input voltag	e		-12		12	
		-4	Driver	-60			0
I <sub>OH</sub>	High-level output curre	nt	Receiver	-8			mA
			Driver			60	0
I <sub>OL</sub>	Low-level output current		Receiver			8	mA
T <sub>A</sub>	Ambient still-air temperature			-40		85	°C

(1) The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

### **ELECTROSTATIC DISCHARGE PROTECTION**

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
Human body model	Bus terminals and GND		±16		
Human body model <sup>(2)</sup>	All pins		<u>+</u> 4		kV
Charged-device-model <sup>(3)</sup>	All pins		±1		

(1) All typical values at 25°C with 3.3-V supply.

(2) Tested in accordance with JEDEC Standard 22, Test Method A114-A.

(3) Tested in accordance with JEDEC Standard 22, Test Method C101.

# TEXAS INSTRUMENTS www.ti.com

### **DRIVER ELECTRICAL CHARACTERISTICS**

over recommended operating conditions unless otherwise noted

	PARAMETER		TEST CON	DITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>I(K)</sub>	Input clamp voltage		I <sub>I</sub> = -18 mA		-1.5			
. *			I <sub>O</sub> = 0		2.5		V <sub>CC</sub>	
			R <sub>L</sub> = 54 Ω, See Figure 1 (RS-485)		1.5	2.0		
V <sub>OD(SS)</sub>	Steady-state differentia	ady-state differential output voltage		Figure 1 <sup>(2)</sup>	2.0	2.3		
			$V_{\text{test}} = -7 \text{ V to } 12$ See Figure 2	V,	1.5			
$\Delta  V_{OD(SS)} $	Change in magnitude of differential output volta		$R_L = 54 \Omega$ , See Fi and Figure 2	gure 1	-0.2		0.2	
V <sub>OD(RING)</sub>	Differential Output Volt and undershoot	tage overshoot	$R_L = 54 \Omega, C_L = 5$ See Figure 5 and				0.05  V <sub>OD(SS)</sub>	V
V <sub>OC(PP)</sub>	Peak-to-peak common-mode output voltage	HVD30, HVD33, HVD36, HVD38	- See Figure 4			0.5		
		HVD31, HVD34, HVD37, HVD39, HVD32, HVD35				0.25		
V <sub>OC(SS)</sub>	Steady-state common- output voltage	mode	See Figure 4		1.6		2.3	
$\Delta V_{OC(SS)}$	Change in steady-state output voltage	e common-mode	See Figure 4		-0.05		0.05	
			$V_{CC} = 0 V, V_Z \text{ or } V$ Other input at 0 V	/ <sub>Y</sub> = 12 V,			90	
			$V_{CC} = 0 V, V_Z \text{ or } V$ Other input at 0 V	$V_{\rm Y} = -7  {\rm V},$	-10			
$I_{Z(Z)}$ or $I_{Y(Z)}$	High-impedance state output current	HVD33, HVD34,		Other input			90	μΑ
		HVD35, HVD38, HVD39	$V_{CC} = 5 V \text{ or } 0 V,$ DE = 0 V $V_Z \text{ or } V_Y = -7 V$		-10			
	Chart Circuit autout O		$V_Z$ or $V_Y = -7$ V	Other input	-250		250	
$I_{Z(S)}$ or $I_{Y(S)}$	Short Circuit output Cu	irrent	$V_Z \text{ or } V_Y = 12 \text{ V}$ at 0 V		-250		250	mA
l	Input current	D, DE			0		100	μA
C <sub>(OD)</sub>	Differential output capacitance		V <sub>OD</sub> = 0.4 sin (4E6 DE at 0 V	6πt) + 0.5 V,		16		pF

(1) All typical values are at 25°C and with a 3.3-V supply. (2)  $V_{CC}$  is 3.3 Vdc ± 5%

### **DRIVER SWITCHING CHARACTERISTICS**

over recommended operating conditions unless otherwise noted

	PARAM	ETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT		
		HVD30, HVD33, HVD36, HVD38		4	10	18			
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output	HVD31, HVD34, HVD37, HVD39	_	25	38	65	ns		
	low to high level output	HVD32, HVD35	_	120	175	305			
		HVD30, HVD33, HVD36, HVD38		4	9	18			
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output	HVD31, HVD34, HVD37, HVD39		25	38	65	ns		
	high to low level output	HVD32, HVD35		120	175	305			
		HVD30, HVD33, HVD36, HVD38		2.5	5	12			
t <sub>r</sub>	Differential output signal rise time	HVD31, HVD34, HVD37, HVD39	R <sub>L</sub> = 54 $\Omega$ , C <sub>L</sub> = 50 pF, See Figure 5	20	37	60	ns		
		HVD32, HVD35		120	185	300			
		HVD30, HVD33, HVD36, HVD38	_	2.5	5	12			
t <sub>f</sub>	Differential output signal fall time	HVD31, HVD34, HVD37, HVD39	_	20	35	60	ns		
	une	HVD32, HVD35	_	120	180	300			
		HVD30, HVD33, HVD36, HVD38	_			2			
t <sub>sk(p)</sub>	Pulse skew ( t <sub>PHL</sub> - t <sub>PLH</sub>  )	HVD31, HVD34, HVD37, HVD39	_			4	ns		
		HVD32, HVD35	_			7			
	Propagation delay time,	HVD33, HVD38				45	15		
t <sub>PZH1</sub>	high-impedance-to-high-	HVD34, HVD39				235	ns		
	level output	HVD35	$-$ R <sub>L</sub> = 110 Ω, $\overline{RE}$ at 0 V, D = 3 V and S1 = Y, or			490			
	Propagation delay time,	HVD33, HVD38	D = 0 V and S1 = Z	25		25			
t <sub>PHZ</sub>	high-level-to-high-	HVD34, HVD39	See Figure 6			65	ns		
	impedance output	HVD35	_			165	165		
	Propagation delay time,	HVD33, HVD38				35			
t <sub>PZL1</sub>	high-impedance-to-low-level	HVD34, HVD39				190			
	output	HVD35	- R <sub>L</sub> = 110 Ω, RE at 0 V, D = 3 V and S1 = Z, or			490			
	Propagation delay time,	HVD33, HVD38	D = 0 V and S1 = Y			30			
t <sub>PLZ</sub>	low-level-to-high-impedance	HVD34, HVD39	See Figure 7			120	ns		
	output	HVD35	_			290	-		
t <sub>PZH2</sub>	Propagation delay time, stan	dby-to-high-level output				4000	ns		
t <sub>PZL2</sub>	Propagation delay time, stan	dby-to-low-level output	$R_L = 110 \Omega$ , $\overline{RE}$ at 3 V, D = 3 V and S1 = Z, or D = 0 V and S1 = Y See Figure 7			4000	ns		

(1) All typical values are at  $25^{\circ}$ C and with a 3.3-V supply.

### **RECEIVER ELECTRICAL CHARACTERISTICS**

over recommended operating conditions unless otherwise noted

	PARAMET	ER	TEST CONDITIONS		MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IT+</sub>	Positive-going of threshold voltage		I <sub>O</sub> = -8 mA				-0.02	
V <sub>IT-</sub>	Negative-going threshold voltage	differential input	I <sub>O</sub> = 8 mA		-0.20			V
V <sub>hys</sub>	Hysteresis volta	ige (V <sub>IT+</sub> - V <sub>IT-</sub> )				50		mV
V <sub>IK</sub>	Enable-input cla		I <sub>I</sub> = -18 mA		-1.5			V
. /	Quita di salta sa		$V_{ID} = 200 \text{ mV}, I_O = -8 \text{ mA}, \text{ See Figure 8}$		2.4			
Vo	Output voltage		$V_{ID} = -200 \text{ mV}, I_O = 8 \text{ mA}, S$	ee Figure 8			0.4	V
I <sub>O(Z)</sub>	High-impedance current	e-state output	$V_0 = 0 \text{ or } V_{CC}, \overline{RE} \text{ at } V_{CC}$		-1		1	μA
			$V_A$ or $V_B = 12 V$			0.05	0.10	
		HVD31, HVD32,	$V_A$ or $V_B = 12$ V, $V_{CC} = 0$ V	Other input		0.06	0.10	
		HVD34, HVD35, HVD37, HVD39	$V_A$ or $V_B = -7 V$	at 0V	-0.10	-0.04		mA
	Bus input		$V_A$ or $V_B$ = -7 V, $V_{CC}$ = 0 V		-0.10	-0.03		
I <sub>A</sub> or I <sub>B</sub>	current		$V_A$ or $V_B = 12 V$			0.20	0.35	mA
		HVD30, HVD33,	$V_A$ or $V_B = 12$ V, $V_{CC} = 0$ V	Other input at 0 V		0.24	0.40	
		HVD36, HVD38	$V_A$ or $V_B = -7 V$		-0.35	-0.18		
			$V_A$ or $V_B = -7$ V, $V_{CC} = 0$ V		-0.25	-0.13		
I <sub>IH</sub>	Input current, R	Ē	V <sub>IH</sub> = 0.8 V or 2 V		-60			μA
C <sub>ID</sub>	Differential inpu	t capacitance	V <sub>ID</sub> = 0.4 sin (4E6πt) + 0.5 V	, DE at 0 V		15		pF
		HVD30, HVD31, HVD32	D at 0 V or V <sub>CC</sub> and No Load				6.4	mA
		HVD36, HVD37					7.9	
		HVD33	RE at 0 V, D at 0 V or V <sub>CC</sub> , I	DE at 0 V			1.8	
		HVD34, HVD35	No load (Receiver enabled a				2.2	mA
		HVD38, HVD39	driver disabled)				3.8	
	0	HVD33, HVD34, HVD35, HVD38, HVD39	$\overline{\text{RE}}$ at V <sub>CC</sub> , D at V <sub>CC</sub> , DE at 0 No load (Receiver disabled a driver disabled)			0.022	1	μA
сс	Supply current	HVD33					2.1	
		HVD34, HVD35	RE at 0 V, D at 0 V or V <sub>CC</sub> , I				6.5	
		HVD38	<ul> <li>No load (Receiver enabled a driver enabled)</li> </ul>	na			3.5	mA
		HVD39	, ,				8.0	
		HVD33					1.8	
		HVD34, HVD35	RE at V <sub>CC</sub> , D at 0 V or V <sub>CC</sub> ,				6.2	
		HVD38	<ul> <li>No load (Receiver disabled a driver enabled)</li> </ul>	ina			2.5	
		HVD39					7.0	

(1) All typical values are at  $25^{\circ}$ C and with a 3.3-V supply.





### **RECEIVER SWITCHING CHARACTERISTICS**

over recommended operating conditions unless otherwise noted

	PARA	METER	TEST	TEST CONDITIONS		TYP <sup>(1)</sup>	MAX	UNIT	
	Dranagation dalou time	HVD30, HVD33, HVD36, HVD38				26	45		
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output	HVD31, HVD32, HVD34, HVD35, HVD37, HVD39				47	70		
	Dranagation dalow time	HVD30, HVD33, HVD36, HVD38				29	45		
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output	HVD31, HVD32, HVD34, HVD35, HVD37, HVD39	V <sub>ID</sub> = -1.5 V C <sub>L</sub> = 15 pF,	V <sub>ID</sub> = -1.5 V to 1.5 V, C₁ = 15 pF,		49	70		
t <sub>sk(p)</sub>	Pulse skew ( t <sub>PHL</sub> - t <sub>PLH</sub>  ) HVD30, HVD33, HVD36, HVD37, HVD37, HVD38, HVD39			7		7			
on(p)		HVD31, HVD34, HVD32, HVD35					10	~~	
t <sub>r</sub>	Output signal rise time						5	ns	
t <sub>f</sub>	Output signal fall time				6		6		
t <sub>PHZ</sub>	Output disable time from h	igh level					20		
t <sub>PZH1</sub>	Output enable time to high	level	DE at 3 V	C <sub>L</sub> = 15 pF _ See Figure 10	20		20		
t <sub>PZH2</sub>	Propagation delay time, sta	andby-to-high-level output	DE at 0 V				4000		
t <sub>PLZ</sub>	Output disable time from lo	me from low level					20		
t <sub>PZL1</sub>	Output enable time to low level		DE at 3 V See Figure 11				20		
t <sub>PZL2</sub>	Propagation delay time, sta				4000				

(1) All typical values are at 25°C and with a 3.3-V supply

### **RECEIVER EQUALIZATION CHARACTERISTICS**

over recommended operating conditions unless otherwise noted

I	PARAMETER	TEST CO	NDITIONS		DEVICE	MIN	<b>TYP</b> <sup>(1)</sup>	MAX	UNIT	
				0 m	HVD36, HVD38		PREVIEW			
				100 m	HVD33 <sup>(2)</sup>		PREVIEW		_	
				100 m	HVD36, HVD38		PREVIEW			
			25 Mbps	150 m	HVD33 <sup>(2)</sup>		PREVIEW		]	
				150 11	HVD36, HVD38		PREVIEW		]	
				200 m	HVD33 <sup>(2)</sup>		PREVIEW		1	
				200 m	HVD36, HVD38		PREVIEW			
	2		200 m	HVD33 <sup>(2)</sup>		PREVIEW				
			200 m	HVD36, HVD38		PREVIEW		1		
	Peak-to-peak	Pseudo-random NRZ			250 m	HVD33 <sup>(2)</sup>		PREVIEW		1
t <sub>j(pp)</sub>	eye-pattern	code with a bit pattern length o 2 <sup>16</sup> -1, Belden		250 11	HVD36, HVD38		PREVIEW		ns	
	jitter	jitter	3105A cable				PREVIEW			
					300 m	HVD36, HVD38		PREVIEW		1
			5 Mbps	500 m	HVD34 <sup>(2)</sup>		PREVIEW		]	
			5 Muhs	500 m	HVD37, HVD39		PREVIEW		]	
					HVD33 <sup>(2)</sup>		PREVIEW			
			2 Mhno	500 m	HVD34 <sup>(2)</sup>		PREVIEW		]	
			3 Mbps	500 m	HVD36, HVD38		PREVIEW		_	
					HVD37, HVD39		PREVIEW			
			1 Mbps	1000 m	HVD34 <sup>(2)</sup>		PREVIEW			
			i iviups	1000 11	HVD37, HVD39		PREVIEW			

(1) All typical values are at  $V_{CC} = 5 V$ , and temperature = 25°C. (2) The HVD33 and the HVD34 do not have receiver equalization but are specified for comparison.

SLLS665-SEPTEMBER 2005




### DEVICE POWER DISSIPATION - PD


TEST CONDITIONS	DEVICE			MAX	UNIT
$R_L = 60$ , $C_L = 50$ pF, Input to D a 50% duty	HVD30, HVD36 (25 Mbps)			197	mW
cycle square wave at indicated signaling rate $T_{A} = 85^{\circ}C$	HVD31, HVD37 (5 Mbps)			213	
· A = 00 0	HVD32 (1 Mbps)			193	
$R_L = 60$ , $C_L = 50$ pF, DE at VCC, $\overline{RE}$ at 0 V,	HVD33, HVD38 (25 Mbps)			197	
Input to D a 50% duty cycle square wave at indicated signaling rate $T_{A} = 85^{\circ}C$	HVD34, HVD39 (5 Mbps)			193	
	HVD35 (1 Mbps)			248	

SLLS665-SEPTEMBER 2005

#### PARAMETER MEASUREMENT INFORMATION













Figure 3. V<sub>OD(RING)</sub> Waveform and Definitions

VOD(RING) is measured at four points on the output waveform, corresponding to overshoot and undershoot from theVOD(H) and VOD(L) steady state values.







Figure 4. Test Circuit and Definitions for the Driver Common-Mode Output Voltage

SLLS665-SEPTEMBER 2005


#### PARAMETER MEASUREMENT INFORMATION (continued)



TEXAS INSTRUMENTS www.ti.com


Generator: PRR = 500 kHz, 50% Duty Cycle,  $t_r < 6 \text{ ns}$ ,  $t_f < 6 \text{ ns}$ ,  $Z_o = 50$ 

#### Figure 5. Driver Switching Test Circuit and Voltage Waveforms



C. Includes Fixture and Instrumentation Capacitance

#### Figure 6. Driver High-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms



Generator: PRR = 500 kHz, 50% Duty Cycle, t  $_{\rm r}$  <6 ns, t $_{\rm f}$  <6 ns, Z $_{\rm o}$  = 50  $\Omega$ 

#### Figure 7. Driver Low-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms




Figure 8. Receiver Voltage and Current Definitions

SLLS665-SEPTEMBER 2005

### PARAMETER MEASUREMENT INFORMATION (continued)

j)

INS

Texas

TRUMENTS www.ti.com






Figure 9. Receiver Switching Test Circuit and Voltage Waveforms



Generator: PRR = 500kHz, 50%, Duty Cycle,  $t_r$ <6 ns,  $t_f$ < 6ns,  $Z_0$  = 50

#### Figure 10. Receiver High-Level Enable and Disable Time Test Circuit and Voltage Waveforms



Generator: PRR = 500 kHz, 50% Duty Cycle,  $t_{f}$ <6 ns,  $t_{f}$ < 6ns,  $Z_{0}$  = 50

#### Figure 11. Receiver Enable Time From Standby (Driver Disabled)




Figure 12. Test Circuit, Transient Over Voltage Test



#### **DEVICE INFORMATION**

#### LOW-POWER SHUTDOWN MODE

When both the driver and receiver are disabled (DE low and  $\overline{RE}$  high) the device is in shutdown mode. If the enable inputs are in this state for less than 60 ns, the device does not enter shutdown mode. This guards against inadvertently entering shutdown mode during driver/receiver enabling. Only when the enable inputs are held in this state for 300 ns or more, the device is assured to be in shutdown mode. In this low-power shutdown mode, most internal circuitry is powered down, and the supply current is typically less than 1 nA. When either the driver or the receiver is re-enabled, the internal circuitry becomes active.




Figure 13. Low-Power Shutdown Logic Diagram

If only the driver is re-enabled (DE transitions to high) the driver outputs are driven according to the D input after the enable times given by  $t_{PZH2}$  and  $t_{PZL2}$  in the driver switching characteristics. If the D input is open when the driver is enabled, the driver outputs defaults to A high and B low, in accordance with the driver failsafe feature.

If only the receiver is re-enabled ( $\overline{RE}$  transitions to low) the receiver output is driven according to the state of the bus inputs (A and B) after the enable times given by  $t_{PZH2}$  and  $t_{PZL2}$  in the receiver switching characteristics. If there is no valid state on the bus the receiver responds as described in the failsafe operation section.

If both the receiver and driver are re-enabled simultaneously, the receiver output is driven according to the state of the bus inputs (A and B) and the driver output is driven according to the D input. Note that the state of the active driver affects the inputs to the receiver. Therefore, the receiver outputs are valid as soon as the driver outputs are valid.

### DEVICE INFORMATION (continued) FUNCTION TABLES

#### SN65HVD33, SN65HVD34, SN65HVD35, SN65HVD38, SN65HVD39 DRIVER

IN	PUTS	OUTPUTS			
D	DE	Y	Z		
Н	Н	Н	L		
L	н	L	Н		
Х	L or open	Z	Z		
Open	н	L	Н		

#### SN65HVD33, SN65HVD34, SN65HVD35, SN65HVD38, SN65HVD39 RECEIVER

DIFFERENTIAL INPUTS $V_{ID} = V_A - V_B$	ENABLE RE	OUTPUT R
$V_{ID} \le -0.2 V$	L	L
$-0.2 \text{ V} < \text{V}_{\text{ID}} < -0.02 \text{ V}$	L	?
$-0.02 \text{ V} \leq \text{V}_{\text{ID}}$	L	Н
Х	H or open	Z
Open Circuit	L	Н
Idle circuit	L	Н
Short Circuit, V <sub>A</sub> =V <sub>B</sub>	L	Н

#### SN65HVD30, SN65HVD31, SN65HVD32, SN65HVD36, SN65HVD37 DRIVER

	OUTPUTS				
INPUT D	Y	Z			
Н	Н	L			
L	L	Н			
Open	L	Н			


#### SN65HVD30, SN65HVD31, SN65HVD32, SN65HVD36, SN65HVD37 RECEIVER

DIFFERENTIAL INPUTS $V_{ID} = V_A - V_B$	OUTPUT R
$V_{ID} \leq -0.2 V$	L
$-0.2 \text{ V} < \text{V}_{\text{ID}} < -0.02 \text{ V}$	?
$-0.02 \text{ V} \leq \text{V}_{\text{ID}}$	Н
Open Circuit	Н
Idle circuit	Н
Short Circuit, V <sub>A</sub> =V <sub>B</sub>	Н

SLLS665-SEPTEMBER 2005




### EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS



	R1/R2	R3
SN65HVD30, SN65HVD33, SN65HVD36, SN65HVD38	9 kΩ	45 kΩ
SN65HVD31, SN65HVD32, SN65HVD34, SN65HVD35 SN65HVD37, SN65HVD38, SN65HVD39	36 kΩ	180 kΩ

#### TEXAS INSTRUMENTS www.ti.com

### **TYPICAL CHARACTERISTICS**










Figure 16.


#### **TYPICAL CHARACTERISTICS (continued)**






TEXAS INSTRUMENTS www.ti.com










SLLS665-SEPTEMBER 2005

-U

TEXAS INSTRUMENTS www.ti.com





#### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN65HVD33D	PREVIEW	SOIC	D	14	50	TBD	Call TI	Call TI
SN65HVD33DR	PREVIEW	SOIC	D	14	2500	TBD	Call TI	Call TI
SN65HVD34D	PREVIEW	SOIC	D	14	50	TBD	Call TI	Call TI
SN65HVD34DR	PREVIEW	SOIC	D	14	50	TBD	Call TI	Call TI
SN65HVD35D	PREVIEW	SOIC	D	14	50	TBD	Call TI	Call TI
SN65HVD35DR	PREVIEW	SOIC	D	14	2500	TBD	Call TI	Call TI

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN65HVD33D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD33DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD33DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD33DRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD34D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD34DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD34DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD34DRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD35D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD35DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD35DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD35DRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

D (R-PDSO-G14)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012 variation AB.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated